To appreciate the goals and applicability of the SPLC, the target environment is first briefly described.
The ESA Manned Spaceflight and Microgravity Directorate, recognising the need to minimise development cost and risk for payload computers, has initiated the development of a Standard Payload Computer (SPLC): a modular payload computer system composed of standard items (Table 1) which can be configured to meet individual payload requirements (Fig. 1) . The SPLC is intended for use with all payloads developed under the Directorate's responsibility, and must therefore be flexible enough to suit the data handling needs of simple payloads through to complex facilities. The Directorate has defined a standardisation policy for SPLC usage which is binding on all payload developers, with any exceptions requiring waiver approval from the Director of Manned Spaceflight and Microgravity.
There are two primary locations for ESA payloads on the ISS: in the COF pressurised environment and in vacuum on the external truss. Payloads located within the COF and US Lab will be housed in an International Standard Payload Rack (ISPR). The ISPR, as its name suggests, is built to a common mechanical standard and is present in all modules.
Within the ISPR there are two types of payload: Class 1 payloads require a dedicated rack and are typically discipline-related multi-user facilities such as the Fluid Science Laboratory (FSL) (Fig. 2) ; Class 2 are payloads able to share the facilities of a single rack. These simpler payloads will be accommodated in a 'European Drawer Rack' (Fig. 3) which further refines the ISPR principle by providing standard accommodation for up to twelve drawers /lockers containing payloads in an ISPR compliant rack.
Payloads on the external truss will be mounted on standard platforms such as the NASA the splc for iss Express Pallet (ExP). The ExP provides a standard physical structure together with the necessary service interfaces for power and data. Multiple payloads may be accommodated on a single pallet depending on physical requirements (Fig. 4) .
The role of SPLC is identical in all of the above configurations: it logically resides between the payload and ISS data management system, on the one hand taking care of all external communication and on the other interfacing with the payload. In the case of a Class 1 payload, interfacing is mainly concerned with control and monitoring of payload dedicated electronics. For Class 2 payloads, the SPLC provides the necessary multiplexing to allow the multiple payloads to access a single ISS interface. In both configurations the SPLC may host payload-specific software.
For external payloads, the SPLC provides identical functions, relieving the payload from the complex task of interfacing with the ISS data management system and providing local interfacing to one or more payloads. The main physical difference here is that the SPLC will be subject to the thermal, vacuum and radiation environment of free space.
ISS interfaces
To perform its role of communicating with the ISS data management system, the SPLC must implement the following interfaces (Fig. 5): r bulletin 93 -february 1998 bull module has quite different environmental conditions to those experienced on the external truss, but both are subject to potentially damaging radiation effects.
In response to the above aims, the SPLC is based on the following concepts: -a one-off development and qualification process -a modular computer, configurable from a list of space-qualified items according to the payload developer's needs -an 'open system' which may be augmented by payload developers -core software providing a suite of common communications services, including a verified protocol implementation required to communicate with the ISS -standardised ground support equipment and accompanying software development environment -the use of commercial hardware and software standards and products.
The opportunity therefore exists to provide a single computer suitable for all payloads with only a one-off development and qualification cost. If this is combined with the benefits of multiple procurement, lifetime (10 years) change-out policy for hardware spares and maintenance, as well as long-term software maintenance, there is potential for great savings to be made by all those concerned in the payload development process.
SPLC architecture
A key feature of the SPLC architecture is the strict avoidance of proprietary designs. Wherever possible, the system uses open standards and commercially available products. This was seen as a mandatory requirement for several reasons: -the core set of functions provided by the SPLC may require the addition of payloadspecific electronics, optimally added by the payload developer. This may only be achieved if the SPLC uses well-defined and openly published interface specifications -using commercial interfaces brings the SPLC into a more competitive procurement arena and improves the possibility for second sourcing -the use of commercial standards for the flight implementation opens the way for compatible off-the-shelf products to be used for initial development, thus drastically reducing costs -the tools supporting widely-used commercial standards are generally far superior and better supported than specially written proprietary products. In addition to the hardware architecture, the SPLC must implement data transmission protocols specified for each interface, demonstrating its clear advantage. For example, the protocols used over the 1553 bus in the US-LAB are different to those used by the COF. The SPLC allows a payload to be freely moved between the COF and the US-Lab without major rework and re-qualification of the relevant protocols. The SPLC implements both protocols and thus the payload developer is relieved from physical location constraints.
SPLC concept
The strategy of adopting a standardised computer leads to a radical rethink of the payload data handling procurement process. Traditionally, this has been based on proprietary development with repeating costs for qualification, spares, expertise and maintenance for each new payload. Implementations have also tended to be unique with very little opportunity for re-use or utilisation of previous developments. While this may, to some extent, have been justified for short-duration one-off missions, the availability of a standard, long-term space infrastructure calls for a quite different approach.
To support a large number of concurrent payloads, the ISS implementation relies heavily on standardisation particularly in the area of payloads. Physical accommodation, data interfaces, protocols, component quality, operational requirements and maintenance (including spares) must all conform to a common set of standards. The data handling system and associated computer used by each payload must also comply with these common requirements.
For successful exploitation of the SPLC, the design must respond to a number of important criteria. Foremost among these is to ensure that the use of a single standard does not compromise the specific data handling requirements of individual payloads.
The design must also be suitable for a wide range of environments: the COF pressurised the splc for iss
The resulting SPLC architecture is illustrated below (Fig. 6) . It consists of a backplane bus for interconnection of the main electronic boards and a local bus accommodating small mezzanine (piggy-back) boards. The local bus is implemented on two of the main electronic boards (the VME CPU board and the VME extension board) as explained in the next section.
The backplane bus conforms to the industrial standard VERSAModule Europe commonly referred as the VME bus. The VME bus is an open standard allowing boards from different vendors to share the same physical backplane bus. The VME bus standard specifies both electrical and mechanical standards, including board sizes, connectors and bus protocol. VME is widely used in commercial ground applications and has world-wide support from multiple vendors. It is therefore well known to European industry.
The local bus is used to extend the interfacing capability of the SPLC without resorting to a full VME board implementation. The local bus mezzanine boards are dedicated to a specific input/output (I/O), and typically require only a few components to fulfil their function. They are therefore extremely cost-effective to manufacture. Although the local bus has been specifically defined for the SPLC project, the specifications are freely available with no proprietary rights.
The architecture provides maximum flexibility, allowing a variety of VME and mezzanine boards to be freely mixed to meet the requirements of a specific payload.
This type of approach has been used for many years in commercial ground systems, and has been very successful in establishing multivendor support for every conceivable interfacing requirement. New requirements are met by the simple addition of a board, with minimum impact on existing systems. Commercial suppliers thus have a stable infrastructure on which to design and deploy their products, and customers gain advantage from a wide choice of supply.
This should be contrasted with previous implementations of payload data handling where suppliers have not had a uniform platform on which to target their products. This has resulted in one-off developments which are expensive, difficult to maintain and often require complete redesigns to meet new requirements.
SPLC core components
Using the open-system concept described above, the SPLC provides a number of predeveloped boards designed to cover the most common payload interfacing requirements. VME boards -the CPU board (Fig. 7) is based on the ERC32 chip set which is a space-qualified version of the SPARC V7 processor as developed under ESA's Advanced Systems and Technology Programme (ASTP). It r bulletin 93 -february 1998 bull necessary physical interface to the ISS LAN. Both board and transceiver contain latch-up protection circuitry against radiation damage -a serial I/F board provides two serial interfaces for internal payload connections. The interfaces may be configured in bus (RS485) or point-to-point (RS422) mode. Provision is made for payload-specific protocols to be downloaded to the board at run-time, and high-rate data transfer is supported using onboard buffer management -a 12-channel discrete input/output board for general-purpose payload interfacing; all lines are isolated using opto-couplers -an 8-channel analogue input board for payload data acquisition. This provides 12 bit resolution and a maximum sampling frequency of 100 Hz.
Housing and power supply
The SPLC standard housing is a lightweight 5-slot ( Fig. 1) or 8-slot aluminium box with bolted upper cover plate, containing a low-power version of the VME-backplane and a singleboard power supply which powers all SPLC boards. The power supply input voltage is baselined at 28 Volts with a 120 Volt input option under consideration. The power supply board needs one slot. Thermal cooling is based on conduction using a base plate. While all the SPLC components are designed for use in vacuum, depending on the individual application, an additional thermal system may be needed for external applications. Payload developers may also choose to provide their own housing.
Developer support A radiation-tolerant VME interface chip and the mezzanine board specification are available to payload developers who wish to prepare their own payload-specific VME or mezzanine boards.
contains the main memory, a 6 Mbyte storage area (RAM), 4 Mbyte EEPROM, the VME bus controller chip as well as six RS422 serial interfaces, one of which is dedicated to a test connector. A small ROM provides for the initial program load and maintenance functions. The CPU board can accommodate two mezzanine boards. This provides an extremely capable single-board computer with sufficient interfacing capability to support many of the simple payloads -the mass memory board is available for storage of experiment data and application software. The board provides in the order of 50 Mbytes of storage using EEPROM which is suitable for use in both vacuum and pressurised environments. The software interface to the mass memory uses typical personal computer standards; several file systems are available, including DOS -the extension board is a VME bus slave board containing up to four I/O mezzanine board slots. For ease of interfacing, the board is memory mapped into the VME memory space.
Mezzanine boards
Five different mezzanine boards are available. All are interchangeable and may be located on the processor and/or the extension board. An example of a mezzanine board is shown in Figure 8 .
-a MIL 1553B board is used as the main interface to the ISS and optionally as an internal payload interconnection bus. The board contains an embedded microprocessor, relieving the load on the main processor and allowing reprogramming depending on application -an Ethernet board for connection to the medium rate data link and optionally during development. The board is accompanied by a small external transceiver providing the the splc for iss The SPLC is protected from SEEs in two ways, firstly by selecting flight-qualified components which are inherently SEE immune, and secondly by adding additional protection circuitry. For example, the processor board uses the ERC32 processor (developed by ESA to give a high level of radiation immunity) and the VME interface chip (a specific SPLC development with similar properties). The commercial versions of the Ethernet interface chip are particularly sensitive to latch-up problems but it was not cost-effective to develop a flight device. In this case, the SPLC uses a commercial component with additional latch-up protection circuitry.
All memory on the processor board is protected by Error Detection and Correction Circuitry (EDAC), which is able to detect a radiation-induced bit error and provide the necessary correction before it becomes a problem.
Engineering model components
Lower-cost EM versions of all boards are available for use during payload development. These are identical to their flight counterparts but use commercial-grade components. Recommendations are also available for compatible commercial VME boards which may be independently procured for use in ground or training models, depending on programme requirements.
SPLC software
A major part of the development cost for current payloads is software related. The SPLC has targeted this problem by providing a preconfigured software package. The software has been designed with the same basic principle as that of the hardware: to provide a core set of common functions but to be open to adaptation by payload developers if necessary. Commercial products are used wherever possible. The resulting software, is composed of four layers ( Fig. 9) :
-a hardware adaptation layer providing lowlevel interface drivers and mapping to hardware-specific devices. This layer is hardware independent, allowing the remaining software to be executed on other platforms (e.g. on commercial hardware during initial payload development) -a real-time operating system: the commercial VxWorks kernel has been selected due to its wide use in industry and elsewhere within the ISS -basic software which provides a suite of communication-related services that are generally applicable to all payloads. These are primarily related to formatting and routing data between the various hardware interfaces of the SPLC, but services are also provided for monitoring payload data, file storage and watchdog functions. Of particular importance is the provision of protocols necessary to communicate with the ISS data management system -mission-specific software: in order to adapt the SPLC to the specific requirements of a payload, provision is made for additional payload developer provided software. This may range from simple command handling to complex data processing.
Example payload configurations
The SPLC supports a wide range of payloads and payload configurations (Fig. 10) . Payloadspecific boards may be incorporated in the SPLC housing or, alternatively, SPLC boards may be incorporated in an existing payload box. The resulting possibilities are extensive, as depicted by the following example.
r bulletin 93 -february 1998 bull private data and functions. This provides a safe, simple and efficient environment for the productive development of large suites of test software. A standard database is used to describe the system configuration under test.
The PACTS provides colour synoptic picture displays, which can be linked to telemetry data by the user. A graphical editor is provided for creating pictures and linking to parameters. During a test session, these pictures are animated by values extracted from the payload telemetry data.
Development history
The SPLC has a long development history. As far back as 1988 ESA recognised that simple and low-cost payload interfacing was a key parameter to the success of payload deployment within the Columbus Programme.
A number of Technology Research Programme (TRP) studies combined under the general heading of Space Data Network (SDN) led to a recommendation for a payload controller based on VME. This resulted in the prototype development of an Adaptable VME Controller for Space (AVECS) and a recommendation for the use of the VME/ERC32/ and VxWorks. In the same time-frame, a VME-based computer was selected for the Data Management System
The SPLC is assembled from a core set of qualified boards. Where the SPLC does not provide a board suitable for a particular payload requirement, the payload developers may introduce their own boards. These boards are assembled in a flight configuration, optionally in an SPLC-provided housing or integrated into a developer-provided box. The configured SPLC may then be integrated into its target environment. In the examples shown this may be an ISPR containing a Class 1 payload facility, a European Drawer Rack containing multiple payloads or a stand-alone experiment on an Express Rack Pallet.
Software development environment and ground support equipment
To support software development, checkout, and testing of the payload and SPLC, a combined Software Development Environment (SDE) and Electrical Ground Support Equipment (EGSE) is an integral part of the development. In keeping with the SPLC philosophy, this is based on commercial equipment and reputable public-domain software.
The SDE functionality is implemented using a Unix work station which provides all the necessary tools (VxWorks development environment compilers, debuggers, etc.) to assist the payload developer in the preparation of mission-specific software.
For EGSE, the work station is complemented by a commercial VME crate containing the necessary hardware to connect to all of the SPLC interfaces. Additional VME boards may be added by the payload developer to verify payload-specific interfaces.
To support payload development and testing, the EGSE will incorporate a Payload Computer Test System (PACTS). This software will be preconfigured with a suite of tests for initial SPLC acceptance, and will support payload developer test software for verification of mission-specific application software.
The PACTS software integrates a number of freely available tools to provide a seamless interactive testing environment. This environment is ideal for payload integration staff and scientists whose area of expertise is not computer programming. The tools are mature and widely used in industry.
Test sequences are written in a simple but powerful interpreted language. In addition to procedures, loops and conditional constructs, the language provides object-oriented features such as classes, inheritance, and hiding of the splc for iss of the ISS Russian service module with direct reuse in the COF.
In 1997, an open competitive Invitation to Tender (ITT) was issued by the Agency for a standard payload computer. The SPLC contract was subsequently awarded to DASA-RI Bremen.
The SPLC project has hence been split into two phases:
-a development phase -a recurring production phase.
The development phase is scheduled for completion by mid-1998 with the delivery of the qualification-and engineering-model units together with software and the supporting Electrical Ground Support Equipment and Software Development Environment (EGSE/SDE). The production phase will commence immediately afterwards based on an initial order from ESA. Subsequent units will be available at recurring cost according to payload requirements.
SPLC deployment
The deployment of the SPLC will be handled as part of the Standard Payload Outfitting Equipment (SPOE). This is an existing ESA contract providing development and procurement of those items considered common to all ISS payloads. SPLC units may be ordered by payload developers. The envisaged list of standard items is presented in Table 1 . This may range from single VME or mezzanine boards for incorporation into an existing payload design, to a pre-configured SPLC box with embedded software.
As previously mentioned, low-cost engineering versions of all boards are available. These boards may be independently procured.
The SPOE prime contractor will establish a common spares and software maintenance policy. The software maintenance will cover the VxWorks kernel, basic software and test system. Individual hardware and software support may be requested under a separate agreement.
Conclusion and outlook
With the introduction of the SPLC, ESA intends to encourage the development of a standard data handling infrastructure for all European ISS payloads. This infrastructure is founded on proven commercial standards and concepts, allowing many of the advantages enjoyed by commercial ground users to be brought into the arena of space.
The core set of boards and software of the initial development are sufficient to cover the most common payload interfacing requirements, with configurations ranging from a single board computer to a complex arrangement of processors and interfaces. However, the SPLC does not impose any particular configuration; instead it encourages use of a standard platform on which developers may base their implementation and allows the addition of purpose-built boards to support new interfaces, at the same time increasing the stock of available boards. This arrangement will obviously reduce development and qualification costs as they are incurred only once; further savings are possible due to the bulk component purchasing and the use of a common software and hardware maintenance policy for all payloads. But perhaps the most significant contribution will be that brought by standardisation. Once European industry has embraced this new standard, it will have a much broader base at which to target its products and risky, one-off developments will be kept to a minimum.
